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Abstract
Noise,as wellas area,delay,and power,is oneofthe mostimpor-
tant concerns in the design of deep sub-micron ICs. Currently exist-
ing algorithms can not handle simultaneous switching conditions of
signalsfornoiseminimization. In this paper,wemodelnotonlyphys-
ical coupling capacitance,but also simultaneous switching behavior
for noise optimization. Based on Lagrangian relaxation, we present
an algorithm that can optimally solve the simultaneous noise, area,
delay,and poweroptimization problem by sizing circuitcomponents.
Our algorithm, with linear memory requirement overall and linear
runtime per iteration, is very effective and efﬁcient. For example,for
a circuit of 6144 wires and 3512 gates, our algorithm solves the si-
multaneous optimization problem using only 2.1 MB memoryand 47
minute runtime to achieve the precisionof within 1% erroron a SUN
UltraSPARC-I workstation.
1 Introduction
With decreasing feature sizes, higher clock rates, and increasing
interconnect densities, noise is getting a greater concern of compara-
ble importance to power, area, and timing in integrated circuits [13].
While power, area, and timing have been extensively discussedin the
recentliterature, e.g., [2, 3, 4, 11], relatively less work has been done
on noise.
Noise profoundly affects the performance of a circuit, especially
in the deep sub-micron regime. Noise is an unwanted variation mak-
ing the behaviorof a manufactured circuit deviate from the expected
response [12]. The deleterious inﬂuences of noise include malfunc-
tioning and timing change, caused by switching behavior. Crosstalk
is a type of noises introduced by an unwanted coupling between a
nodeandits neighboringwire orbetweentwo neighboringwires. For
example, two adjacentwires form a coupling capacitorand a mutual
inductor. The inductiveeffects [10] mustbe consideredascircuit fre-
quenciesincrease above 500 MHz. The effects are beyond the scope
of this paper.
In this paper, we focus on the capacitive effects of crosstalk. We
refer to the capacitancecreatedby the physicalgeometry asthe phys-
ical coupling capacitance. The physical coupling capacitance is di-
rectly proportional to the overlap length of adjacent wires and is in-
versely proportional to the distance between them. There exist other
models to view the physicalcoupling capacitancefrom different per-
spectives, e.g., [6, 15]. Coupling capacitance is dominated not only
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byphysicalgeometry,butalsobyswitchingconditions [9]. However,
currently existing literature handles only physical coupling capaci-
tance. The inﬂuenceof switching conditions can be explained by the
Miller and the anti-Miller effects [1]. Assume that the physical cou-
pling capacitance between two neighboring wires is
C
c. The Miller
effect occurs when the adjacent wires switch in opposite directions;
the equivalentcouplingis
2
C
c. On the contrary,the anti-Miller effect
happenswhenthe adjacentwires switchingin the samedirection; the
equivalent coupling is
0. In the appearance of the anti-Miller effect,
the transition of wires can be shortened so that the logic values be-
come stable earlier. If two wires have very large physical coupling
capacitance but possess the same switching behavior, the inter-wire
crosstalk can be very small. Hence, it is often too pessimistic if we
consider only the Miller effect. However, the anti-Miller effect is
hard to be consideredbecauseof its uncertainty. Thoughsome previ-
ous work has mentioned this problem, yet there is no literature solv-
ing this problem so far.
In this paper, we model not only physical coupling capacitance
but also simultaneous switching behavior for crosstalk optimization.
We ﬁrst consider a more accurate model, compared with most of the
literature, of crosstalk between wire
i and wire
j:
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For this model, we propose a two-stage strategy to minimize the
crosstalkin a circuit. In the ﬁrststage,using geometrywire ordering,
we place the wires with similar switching behavior in closer prox-
imity; this switching similarity problem is an NP-hard problem [15].
Therefore, we resort to heuristics to deal with it. In the second stage,
we minimize the inter-wire physical coupling capacitance by sizing
wires. We formulate the constraints for physical coupling capaci-
tance in a posynomial(positive polynomial) form, which can be op-
timally solved by Lagrangian relaxation.
The second stage not only deals with the crosstalk problem, but
also optimizes area,power and delay by sizing gates and wires. Gate
and wire sizing has been extensively studied in the literature for op-
timizing area, power, and/or delay (e.g., [2, 3, 4], etc). In the pre-
vious work, Lagrangian relaxation has been proven to be an effec-
tive approach for simultaneous performance optimization [2, 3]; this
factencouragesusto adoptthe Lagrangianrelaxationmethod for our
problem. Inthispaper,basedonLagrangianrelaxation,wepresentan
algorithm that can optimally solve the simultaneous crosstalk, area,
power,anddelayoptimization problem bysizing circuitcomponents.
Our algorithm, with linear memory requirement overall and linear
runtime per iteration, is very effective and efﬁcient. For example,
for a circuit of 6144 wires and 3512 gates, our algorithm solves the
simultaneous optimization problem using only 2.1 MB memory and
47 minute runtime to achieve the precision of within 1% error on a
SUN UltraSPARC-I workstation.
2 Problem Description
In this section, we introduce the representation of a circuit and
some notation used throughout the paper, present circuit and delay
models, and formulate a performance optimization problem.
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(c) 1999 ACM 1-58113-109-7/99/06..$5.002.1 Circuit Representation and Modeling
For a digital circuit, we can partition it into two groups—
combinationalandsequentialparts. We can improve the performance
by optimizing the combinational part. Hence, we focus on the com-
binational circuits. The way we interpret a circuit is similar to that
used in [3].
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Figure 1: A circuit with three input drivers, seven wires, three gates, and
one outputload, in which the gate and wire sizes can be varied.
Given a combinational circuit with
s primary inputs,
t primary
outputs and
n gates or wires. The sizes of gates and wires can be
changed according to our objectives. For the
i
t
h primary input,
1
￿
i
￿
s, we have one corresponding input resistor,
R
D
i , as its input
driver. Similarly, for the
j
t
h primary output,
1
￿
j
￿
t,w eh a v e
one corresponding output capacitor,
C
L
j , as its output load. Figure 1
depicts an example.
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Figure 2: (a) Two artiﬁcial nodes, 0 and 14, are added into the circuit
depicted in Figure 1. (b) The correspondingcircuit graph.
A component is a circuit element: a gate, a wire, or an input
driver. A node is located at the output of a component, either con-
necting two componentsor linking one primary output to one output
load. Thus, a circuit has
n
+
s nodes. Figure 2 illustrates the circuit
graph of the circuit given in Figure 1. A circuit graph
H
=
(
V
;
E
)is
a directed acyclic graph with
n
+
s
+
2nodes. The set
V of nodes
consistsof two additional artiﬁcial nodes as well as
n
+
s nodes cor-
responding to the
n
+
s components. One added node is viewed as
the source,
~
s, connectingto every inputdriver, theotherasthe sink,
~
t,
consisting of all outputloads. Let
S
=
f
~
s
g and
T
=
f
~
t
g. Therefore,
the nodeset
V
=
G
[
W
[
R
[
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[
T containsthe set
G of gates,the
set
W ofwires, the set
R ofinputdrivers, the set
S of source,andthe
set
T of sink. The index of a nodeis labeled such that if node
i is the
inputof node
j,t h e n
i
<
j . This indexing canbe labeled bytopolog-
ical sorting. Hence,the index of
~
s is
0, and that of
~
t is
n
+
s
+
1.F o r
1
￿
i
￿
n
+
s, index
i refers to a component. On the other hand,the
set
E of edges represents the connections between nodes. An edge
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), anordered pair,connectsnode
i to node
j,
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<
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n
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s ,
if data ﬂow from node
i to node
j. Additional edges are added to
connect
~
s to
s input drivers and connect
t primary outputs to
~
t.T h e
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Figure 3 illustrates the gate and wire models used in this paper.
We choose the
￿ model [12] to approximate wire behavior. For a
gate
i with size
x
i, the resistance
r
i is
^
r
i
=
x
i, and the capacitance
c
i
is
^
c
i
x
i,w h e r e
^
r
i and
^
c
i are the resistance and capacitance of gate
i
with unit size, respectively. For a wire
j with size
x
j, the resistance
r
j is
^
r
j
=
x
j, and the capacitance
c
j is
^
c
j
x
j
+
f
j,w h e r e
^
r
j and
^
c
j
are the respective resistanceand capacitanceof wire
j with unit size,
and
f
j is the fringing capacitance of wire
j. In addition, for an input
driver
i
;
1
￿
i
￿
s,
r
i is equalto the input resistor
R
D
i .
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Figure 3: A gate or a wire is modeled as a combination of RC elements. A
gate is the loading of its upstream,but is the driver ofits downstream. A wire
is represented by the
￿ model.
With the circuitmodel, a combinationalcircuit canbetransformed
to a network with resistors and capacitors. Figure 4 illustrates the re-
sulting circuit modeling for the circuit shown in Figure 1. In the
transformed circuit, for
1
￿
i
￿
n
+
s,
u
p
s
t
r
e
a
m
(
i
) is the set
with all the nodes except
i on the paths from node
i to all reachable
drivers; similarly,
d
o
w
n
s
t
r
e
a
m
(
i
)isthe setwith allthenodesonthe
paths from node
i to all reachable loads. For instance, in Figure 4,
u
p
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0
)
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f
6
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d
o
w
n
s
t
r
e
a
m
(
2
)
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f
2
;
5
;
7
g. We adopt
the Elmore delay model[7]to computethe delaysofgatesand wires.
The delay
D
i of node
i is
r
i
C
i,w h e r e
C
i is the downstream capac-
itance of
i including self-loading. In Section 4,
C
i also contains the
physicalcouplingcapacitance,consideringtheimpactofcrosstalkon
delay. For the time being,
R
i is referred to the upstream resistance of
node
i, whereas
R
i means the weighted upstream resistance of node
i in Section 4.
In the circuit graph
H ofa circuit,eachnode
iis taggedwith some
attributes, including size
x
i, node type
G,
W,
S or
T, unit-width
resistance
^
r
i, unit-width capacitance
^
c
i and fringing capacitance
f
i
(
f
i
=
0if
i
2
G). Thus, we shall optimize a circuit through manip-
ulating the corresponding circuit graph but ignoring the transformed
RC network.
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Figure 4: Before analysis, a circuit is transformed to an RC network. The
delay
D
i lumped in
r
i is computed by
r
i
C
i, e.g.,
D
2 =
R
D
2
C
2,w h e r e
C
2
represents the capacitancefor all the capacitors in the shaded area.
2.2 Problem Description
For practical requirement, area is the greatest concern in circuit
design. This paper targets to minimize area subject to noise, timing,
and power constraints. Let
A,
X,
D and
P denote the total area,
the total crosstalk, the delay on the critical path, and the total power
of the circuit, respectively, and
X
B,
D
B and
P
B denote the upper
bounds of the total crosstalk, the delay on the critical path, and the
total power of the circuit, respectively. A generic formulation of this
problem is given as follows.M
:
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:
In Section 4, we will give more detailed problem deﬁnitions and
presentour algorithms for the problem.
3 Crosstalk Modeling
In this section, we will focus on the crosstalk problem. We will
deal in turn with the two crucial factors which affect the crosstalk—
physicalcoupling capacitanceand switching behavior.
3.1 Physical Coupling Capacitance
We compute the crosstalk between two wires
i and
j using the
model mentioned in Equation (1). Figure 5 depicts a simple case
where two parallel wires
i and
j, belongingto different routing trees,
have coupling capacitance.
ij f^ ij is the unit−length fringing capacitance between     and 
lij ij d
wire xi i with size (width)
wire j xj with size (width)
Figure 5: The physicalcouplingcapacitancebetween two wires.
According to Figure 5, the physical coupling capacitance
c
i
j be-
tween two neighboringwires
i and
j can be calculated as follows:
c
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where
x
i and
x
j are the sizes of wires
i and
j (
x
i
;
x
j
>
0),
^
f
i
j
is the unit-length fringing capacitance between wires
i and
j,
l
i
j is
the overlap length of wires
i and
j,a n d
d
i
j is the middle-to-middle
distance between wires
i and
j. Equation (2) reﬂects the impact of
wire sizing on crosstalk. If
x
i increases,
c
i
j consequently increases.
This changewouldalso causevariation on delay. In Equation(2), the
ﬁrst term,
^
f
i
j
l
i
j
=
d
i
j, is a constantcomputedby technologyﬁles,and
the second term,
(
1
￿
(
x
i
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x
j
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=
2
d
i
j
)
￿
1, is whatwe are concerned.
Let
x
=
(
x
i
+
x
j
)
=
2
d
i
j, the second term becomes
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1, we have the following properties.
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Theorem1saysthat
(
1
￿
x
)
￿
1 canbeapproximatedby
P
k
￿
1
n
=
0
x
n,
the ﬁrst
k terms in the summation. The error ratio is small; for ex-
ample, for the case
x
=
0
:
2
5, the error ratio is less than 6.3%,
1.6%, 0.4%, and 0.1% when
k is 2, 3, 4, and 5 respectively. For
the purpose of easier presentation, we choose
k
=
2 , and thus
f
(
x
)
￿
P
1
n
=
0
x
n
=
1
+
x . Extensions to a larger
k are simple.
Therefore, Equation (2) can be approximated as follows:
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where
~
c
i
j
=
^
f
i
j
l
i
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=
d
i
j is a constant. Note that Equation (3) is in
a posynomial form [8], an important property to guarantee the opti-
mality of our algorithm presented in Section 4.
3.2 Switching Behavior
For two adjacent wires with coupling
C
c, one is interfered when
the other switches. In the worst case, the two wires simultaneously
switch in different directions. As a result, the transitions on these
wires are longer than expected. This phenomenon, called the Miller
effect [1], is like the effect causedby large loading. On the contrary,
the anti-Miller effect beneﬁts the transitions. While two neighboring
wires toggle in the same direction, they can help each other. Conse-
quently, the transition time is reduced. This phenomenon is like the
effect causedby small loading.
Taking advantage of the switching conditions for crosstalk mini-
mization,weshallanalyzetheswitchingbehaviorofsignals. Thetest
patterns are available from the logic simulation stage. When analyz-
ing the switchingbehavior,weﬁrst assumeeachgateorwire is ofthe
minimum size or of other sizes extracted from proﬁles. Therefore,
the similarity of switching behavior between two wires
i and
j can
be deﬁnedas follows:
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i at time
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Figure 6: The waveformsof wires and the similarity between wires.
Two wires with most similar switching behavior are assigned to
closer tracks to minimize the effective loading. The problem for
minimizing the effective loading is equivalent to a graph-theoretic
one. We build a complete graph
K
n for
n wires. In
K
n, each
node
i corresponds to a wire
i, and every edge
(
i
;
j
) is associated
with a
w
e
i
g
h
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:
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cordingly, the total effective loading between neighboring wires is
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w
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w
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). Hence, the Switching Similarity problem
S
S is deﬁned in the following.
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The MCWO problem [15], which is NP-complete, can be reduced
to the
S
S problem. Therefore, the
S
S problem is NP-hard, and we
resortto heuristics. Speciﬁcally,we needanapproximation algorithm
with a performance guarantee. However, we have the negative result
shown below.
Theorem 2 If
P
6
=
N
P and
￿
￿
1, there is no polynomial-time
approximation algorithm with ratio bound
￿ for the
S
S problem.Algorithm: WOSS (Wire Ordering for the
S
S Problem)
Input: the complete graph
K
n for
n wires
Output: A wire ordering
O
A1.
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Figure 7: Wire ordering for the
S
S Problem.
We propose an efﬁcient heuristic named WOSS for the
S
S prob-
lem as shown in Figure 7. Basically, the WOSS algorithm does the
Depth First Searchfor the complete graph
K
n in
O
(
n
2
) time.
Solving the Switching Similarity problem, we can obtain a ge-
ometry ordering for all wires with the minimum effective loading.
Therefore, we can know the adjacency relationship between wires.
The neighborhood
N
(
i
) of wire
i is deﬁned as the set of adjacent
wires; the dominating index of
N
(
i
), denoted by
I
(
i
),o fw i r e
i is
deﬁned as the set of adjacent wires with the indexes greater than
i.
For instance,in Figure 6, if we choose
<
5
;
7
;
4
;
8
> as the resulting
track assignment,
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I
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=
;.
4 Optimal Area Minimization Under Cross-
talk, Delay, and Power Constraints
In this section, we give the problem formulation and an algo-
rithm for simultaneous area, crosstalk, delay, and power optimiza-
tion. Since area is typically the most important concern in VLSI
design, we choose area as the objective function of the optimization
problem.
4.1 Problem Formulation
For eachcomponent
i,
s
+
1
￿
i
￿
n
+
s,the correspondingarea
is proportionalto its size
x
i. Given the unit-sized area
￿
i, the area of
component
i is
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i
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i; the total area of a circuit is thus
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i
x
i.
The areas of input drivers are ignored, i.e.,
x
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=
0 ,
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￿
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￿
s .T h i s
is alsotrue foroutputloads. If the crosstalk,power,anddelaybounds
of a circuit are
X
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B and
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B, respectively,we have
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where
￿ is one path of the path set
￿. Note that, though not pre-
sented here, the above crosstalk constraint can easily be extended to
the case with a distributed crosstalk bound on each net. The opti-
mization problem we wantto solve can be formulated as follows.
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From Section 3.1, the crosstalk between two adjacentwires
i and
j is their inter-wire physical coupling capacitance,
~
c
i
j
(
1
+
(
x
i
+
x
j
)
=
2
d
i
j
). Hence, the crosstalk constraint can be simpliﬁed by sub-
tracting both sides by
P
i
2
W
P
j
2
I
(
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~
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Assume the supply voltage
V and frequency
f are ﬁxed. The power
constraint can be simpliﬁed by dividing both sides by
V
2
f.L e t
P
0
be
P
B
=
(
V
2
f
). The power constraint becomes
P
n
+
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i
=
s
+
1
c
i
￿
P
0.
Because, in deep sub-micron technology, the interconnect densities
of a circuit can be very high, the circuit graph could be very dense.
Hence,the pathset
￿ canbefargreaterthan,orevengrowsexponen-
tially with, the circuit size. It is prohibitively expensiveto traverse all
pathsto checkthe constraints. To conquerthis problem,we associate
a
i to each node
i, which represents the arrival time of that node [3].
Let
m
=
n
+
s
+
1and
A
0
=
A
B in the following discussion. We
have
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Consequently,the problem P can be modiﬁed as follows.
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:
The objective function and constraints of the problem
P
P are all
in the posynomial form. Through variable transformation, a convex
programming problemis obtained. Hence,problem
P
Phas aunique
global optimum.
4.2 Lagrangian Relaxation
To solve the problem
P
P, we apply Lagrangian relaxation by
introducing one Lagrange multiplier to each constraint:
￿ to the
powerconstraint,
￿ to the crosstalk constraint,
￿
j
i to eachdelay con-
straint.
￿
j
i can be viewed as a timing weight on edge
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;
i
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x
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:
:
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x
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The correspondingLagrangian relaxation subproblemis
L
R
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:
To solve the Lagrangian relaxation subproblem, we derive the opti-
mality conditions by the Kuhn-Tuckerconditions [16].
Theorem 3 The optimality conditions on Lagrange multipliers are
given by
X
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: (4)
Theorem 3 says that the sum of in-degree multipliers equals that of
out-degreemultipliers for every nodeexceptthesource. Thistheorem
is analogous to the Kirchhoff’s CurrentLaw [5]: The algebraic sum
of the currents ﬂowing into a node equalsthat of the currents leaving
from the node for all times.Theorem 4 For any
￿ satisfying Equation (4) in Theorem3, solving
L
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:
We derive the optimal sizing solution and present a greedy,
optimal algorithm to solve the Lagrangian relaxation subproblem
L
R
S
2.
Theorem 5 Let
~
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In summary, we have the following theorem.
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In the above theorem, (1) is the optimality condition, (2) reﬂects
the complementary slackness conditions, (3) represents constraints,
(4) restricts non-negative multipliers, and (5) is the optimal sizing.
We propose a greedy algorithm LRS in Figure 8 to optimally
solve the Lagrangian relaxation subproblem
L
R
S
2 (and equiva-
lently to solve
L
R
S
1). As mentioned earlier, the Lagrangian re-
laxation problem has a unique global optimum. This property guar-
antees that a greedy algorithm can ﬁnd the optimal solution.
The following gives the Lagrangiandual problem.
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If
￿ is the optimal solution of the
L
D
P problem, then
￿ also
optimizes the
P
P problem. We present Algorithm OGWS listed in
Figure 9 to solve
L
D
P.
Theorem 7 Algorithm OGWS convergesto the global optimal.
Subroutine: LRS (Lagrangian Relaxation Subroutine)
Input: the circuit graph
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￿
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S5. RepeatS2-S4 until no improvement.
Figure 8: LagrangianRelaxation Subroutine.
5 Experimental Results
We implemented our algorithm in the C language on a SUN
UltraSPARC-I workstation and tested on the ISCAS85 benchmark
circuits. The circuit sizes ranged from 640 to 9656. The sup-
ply voltage was set to 3.3 V, and the working frequency was set to
200 MHz. The unit-sized resistance and capacitance of a gate were
1
0
￿
￿
￿
m and
0
:
1
6
f
F
=
￿
m, and those of a wire were
0
:
0
7
￿
￿
￿
m
and
0
:
0
2
4
f
F
=
￿
m, respectively. The respective lower and upper
boundsfor a gate or wire size are
0
:
1
￿
m and
1
0
￿
m.T a b l e1s h o w s
the experimental results, where #G denotes the number of gates, #W
denotes the number of wires, tot denotes the total number of gates
and wires, Init denotes the initial values before sizing, Fin denotes
the ﬁnal values after sizing, ite denotes the number of iterations,
time denotestheruntime, mem denotesthe memoryrequirement,and
Impr(%) denotes the average improvement in %. The improvement
for each term is calculatedby
I
n
i
t
￿
F
i
n
I
n
i
t
￿
1
0
0
%.
Theresults showthat ouralgorithm, onthe average,improved the
respective area,noise,power,and delayby 87.90%, 89.67%,86.82%
and 5.3% after wire and gate sizing. Further, our algorithm is effec-
tive and efﬁcient. For example, for the largest circuit, c7552, with
3512 gates and 6144 wires, our algorithm needed only 47 min and
2.1 MB storage to achieve the precision of within 1% error.
Note that the results show that sizing beneﬁts delay not much.
Whenacomponentisenlarged,itwill increaseontonlytheloadingof
the componentson the upstreampath of the sizedcomponentandthe
driving capability for the componentsonthe downstreampathbutthe
physical coupling capacitance also. Consequently, up-sizing causes
that the delay for the upstream part increases,while the delay for the
downstreampart decreases.Similarly, down-sizingreducesthe delay
for the upstream part and harms that for the downstream part. As
a result, the delay over the whole circuit would not be signiﬁcantly
improved.
In Figures 10(a) and (b), the storage requirement and runtime per
iteration (denoted by the vertical axis) are plotted as functions of the
total number of gates and wires in a circuit (represented by the hori-
zontalaxis),respectively. Figures10(a)and(b) showthatthe runtime
per iteration and the storage requirements of our algorithm approach
linear in the total number of gates and wires. As revealed by Fig-
ure 10, some points deviate from the linear line; a probable reason
is that these circuits are not regular and their structures are different
from each other.Ckt Ckt Size Noise (pF) Delay (ps) Power (mW) Area (
u
m
2) ite time mem
Name #G #W tot Init Fin Init Fin Init Fin Init Fin (sec) (KB)
c1355 546 1064 1610 20.53 2.14 1005.57 1098.90 228.34 28.45 48299 5203 9 56 1096
c1908 880 1498 2378 24.55 2.45 1444.57 1338.62 357.09 41.45 71338 7369 13 155 1184
c2670 1193 2076 3269 33.46 3.35 1480.65 1499.87 486.38 58.45 98067 10319 7 444 1320
c3540 1669 2939 4608 50.24 5.03 1713.47 1685.51 682.19 79.53 138242 14292 8 553 1472
c432 214 426 640 7.89 .95 1442.28 958.20 89.95 18.35 19200 2984 7 21 976
c499 514 928 1442 16.37 1.72 875.81 799.31 211.25 27.88 43259 4834 10 97 1072
c5315 2307 4386 6693 82.06 8.23 1649.38 1548.37 959.28 113.92 200803 20768 7 1321 1752
c6288 2416 4800 7216 95.36 9.53 4888.33 4494.26 1015.03 129.94 216495 23341 14 2705 1808
c7552 3512 6144 9656 103.30 10.33 1615.32 1619.37 1433.49 168.91 289707 30120 7 2823 2120
c880 383 729 1112 13.12 1.35 931.49 794.43 159.30 22.14 33359 3827 12 94 1032
Impr(%) - 89.67% 5.3% 86.82% 87.90% -
Table 1: Experimental results in noise, delay,power and area.
Algorithm: OGWS (Optimal Gate and Wire Sizing)
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￿
k satisﬁes
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Figure 9: Optimal Gate and Wire Sizing Algorithm.
6 Concluding Remarks
Wehavemodeledthe crosstalkoptimization problembyconsider-
ing bothof theswitching conditionsandthephysicalcouplingcapac-
itance. Wehaveproposedatwo-stagemethodforcrosstalkminimiza-
tion: the ﬁrst stage handles geometry wire ordering by exploiting
the switching conditions to reduce the effective loading; the second
stage, further, simultaneously optimizes physical coupling capaci-
tance,power,anddelay. Basedon the Lagrangianrelaxation method,
our OWGS algorithm can economically optimize all the above ob-
jectives. The experimental results show that our algorithm is very
effective for performance optimization, especially for noise, power,
and area minimization.
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